Method for implementation of back-illuminated CMOS or CCD imagers by Pain, Bedabrata
United States Patent 
Pain 
(54) METHOD FOR IMPLEMENTATION OF 
BACK-ILLUMINATED CMOS OR CCD 
IMAGERS 
(75) Inventor: Bedabrata Pain, Los Angeles, CA (US) 
(73) Assignee: California Institute of Technology, 
Pasadena, CA (US) 
Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 317 days. 
( * ) Notice: 
(21) Appl. No.: 11/226,902 
(22) Filed: Sep. 13,2005 
(65) Prior Publication Data 
US 200610068586 A1 Mar. 30.2006 
Related U.S. Application Data 
(60) Provisional application No. 601610,831, filed on Sep. 
17, 2004, provisional application No. 601610,830, 
filed on Sep. 17,2004. 
(51) 1nt.Cl. 
HOlL 21/00 (2006.01) 
(52) U.S. C1. ........................... 438/29; 438157; 4381149; 
2571E33.068 
(58) Field of Classification Search ................... 438134, 
438129,32, 57-60, 149; 2571E33.068 
See application file for complete search history. 
(56) References Cited 
U.S. PATENT DOCUMENTS 
4,422,091 A 
4,656,519 A 
4,774,557 A 
5,122,669 A 
5,134,274 A 
5,227,313 A 
5,244,817 A 
5,424,574 A 
12/1983 Liu ......................... 257/183.1 
4/1987 Savoye ....................... 348/322 
9/1988 Kosonocky ................. 257/222 
6/1992 Herring et al. ......... 250/370.14 
7/1992 Poole et al. .............. 250/208.1 
7/1993 Gluck et al. .................. 438/66 
9/1993 Hawkins et al. ............... 438/64 
6/1995 Morgante ................... 399/281 
(io) Patent No.: 
(45) Date of Patent: 
US 7,425,460 B2 
Sep. 16,2008 
5,688,715 A 
5,907,767 A 
5,940,685 A 
6,040,591 A 
6,168,965 B1 
6,169,319 B1 
6,204,506 B1 
6,242,730 B1 
6,259,085 B1 
6,429,036 B1 
6,498,073 B2 
6,498,336 B1 
6,809,008 B1 
6,927,432 B2 
6,989,569 B1 * 
2001/0019164 A1 
2001/0026001 A1 
11/1997 Sexton et al. 438/75 
5/1999 Tohyama 438/75 
8/1999 Loomis 438/60 
3/2000 Otsuka ....................... 257/232 
1/2001 Malinovich et al. ........... 438/66 
1/2001 Malinovich et al. ......... 257/447 
3/2001 Akahori et al. ............... 438/57 
6/2001 Lin et al. ................. 250/208.1 
7/2001 Holland ................... 250/208.1 
8/2002 Nixon et al. .................. 438/57 
12/2002 Sarma et al. ................ 438/459 
12/2002 Tian et al. ................ 250/214.1 
10/2004 Holm et al. 
1/2006 Hiramoto et a1 
9/2001 Yin 
10/2001 Yagi 
(Continued) 
FOREIGN PATENT DOCUMENTS 
DE 19838373 A1 3/2000 
(Continued) 
Primary Examiner-H. Jey Tsai 
(74) Attorney, Agent, or Firm-Steinfl & Bruno 
(57) ABSTRACT 
A method for implementation of back-illuminated CMOS or 
CCD imagers. An oxide layer buried between silicon wafer 
and device silicon is provided. The oxide layer forms a pas- 
sivation layer in the imaging structure. A device layer and 
interlayer dielectric are formed, and the silicon wafer is 
removed to expose the oxide layer. 
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METHOD FOR IMPLEMENTATION OF 
BACK-ILLUMINATED CMOS OR CCD 
IMAGERS 
reflections and occultations at metal edges. Increased cross- 
talk is due to a large separation (determined by the ILD 
thickness) between the silicon and color-filter layers, and due 
to lateral movement of focus point as the angle of acceptance 
In other words, the front-side illumination structure of FIG. 
1 suffers from poor QE and angular response uniformity, 
This application claims the benefit of U.S. provisional increased optical cross-talk, and stray-light coupling, espe- 
Patent Application Ser. No. 60/610,830, filed Sep. 17, 2004 cially as the pixel size is scaled. The addition of an anti- 
for a “Back-Illuminated Visible Imager” by Bedabrata Pain 10 reflection coating is nearly impossible because of the pres- 
and Thomas J Cunningham and U.S. Provisional Patent ence ofmulti-layers withunfavorable dielectric constants and 
Application Ser. No. 60/610,831, filed Sep. 17, 2004 for due to non-planarity of the photo-collection junction. 
“Architecture and Methods for High-Efficiency Visible T~~~~~~~~ scaling actually makes the problem worse, 
Imager Implementation” by Bedabrata Pain, the disclosure of since the number of metals, and the thickness of I L D ~  
all ofwhich is incorporated herein by reference in its entirety. 15 increases with scaling, in an even higher skewing of 
This application is also related to U.S. application Ser. No. the aspect ratio, Furthermore, the introduction of low-k 
111226,903, for a “Structure for Implementation of Back- dielectric, and use of alternate metals (e.g. Cu) for intercon- 
Illuminated CMOS Or Imagers” filed on the Same date nection is expected to further exacerbate the problems 
of the present application, also incorporated herein by refer- through increased absorption and scattering in the metal- 
ence in its entirety. 
CROSS REFERENCE TO RELATED 5 ischanged. 
APPLICATIONS 
20 dielectric stack. 
STATEMENT OF FEDERAL INTEREST SUMMARY 
The invention described herein was made in the perfor- According to a first aspect, a wafer-level process offabri- 
mance of work under a NASA contract, and is subject to the 25 eating an imaging 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
is disclosed, comprising: provid- 
ing a wafer comprising an oxide layer buriedbetween silicon 
wafer and device silicon. the oxide laver adanted to form a 
passivation layer in the imaging structure; forming a device 
layer and interlayer dielectric; and removing the silicon wafer FIELD 
30 to-expose the oxide layer. 
- 
The present disclosure relates to imagers and, in particular, 
to a method for implementing a backside illuminated imager, 
BACKGROUND 
According to a second aspect, a wafer-sca1e process for 
fabricating a backside illuminated imager is disclosed, com- 
prising: providing a wafer comprising a thermal oxide layer 
buried between a silicon wafer and device silicon; forming a 
current commercial CMOS imagers are front-illuminated, 35 device layer; providing interlayer dielectric to be connected 
to the device layer; bonding the interlayer dielectric to a glass 
wafer; removing the silicon wafer; and depositing anti-reflec- 
According to a third aspect, a combined silicon-on-insula- 
tor (’‘I) and process to form an array Of imaging 
devices on a wafer is disclosed, comprising: providing a SO1 
wafer comprising an insulator layer and a device silicon layer; 
FIG, shows a vertical cross-section of the optical collection 
part of a front-illuminated pixel. 
The photodetector 10 comprises an ion-implanted cathode 
20 on an epitaxial or substrate silicon layer 30 that acts as the 4o 
anode. The photodetector 10 is mechanically supported by a 
thick (about 0.5 to 0.7 silicon substrate 40, in keeping 
with conventional VLSI micro-fabrication paradigm 
coating’ 
FIG, 1 also shows metal layers 50 for interconnection of processing the device layer through a 
circuits and photo-detectors fabricated on the epitaxial silicon 45 process flow; and fabricating the array Of imaging devices. 
layer 30. The metal layers 50 are separated and protected by The structure in ~ c o r d a n c e  With the Present di~closure is 
inter-layer dielectric (ILD) 60. extremely planar and provides a 100% optical fill factor, thus 
ne main problem of imaging with a structure as shown providing absence of obscurations. Since light does not have 
schematically in FIG, 1 is the increased distance between the to travel through the thick ILDs to reach the anodic silicon, 
point 70 where light enters the system and the silicon 30 5o the structure has a low aspect ratio between the vertical and 
where light is detected, i.e. converted to photoelectrons. As lateral dimension, resulting in excellent angular response and 
shown in FIG, 1, light has to travel trough many layers of low optical crosstalk. Absence of obscurations, unwanted 
dielectric and interconnect metal layers (metal bus lines) reflections, deflections and absorption enable imager devel- 
suffering multiple reflections, obscurations, and deflections, opment With superior angular response, sensitivity and QE. 
before it is actually collected by silicon. For a small sized 55 A first advantage of the structure of the present disclosure 
pixel, the aspect ration between the vertical distance to the is high quantum efficiency due to the presence of a 100% fill 
photodiode width can be as high as 3: 1. This is &in to shining factor notwithstanding the presence of other MOSFETs near 
flash light in a canyon. Due to the increased distance between the junction diode. 
the color-filterimicro-lens and the silicon surface, the device A second advantage of the structure of the present disclo- 
suffers from poor collection efficiency, low sensitivity, low 60 sure is an excellent angular response due to the direct cou- 
quantum efficiency (QE), increased cross-talk, and poor pling of light into silicon without the presence of obscurations 
angular response. and unwanted reflections from multiple metal layers and 
QE loss occurs due to a loss of optical fill factor (defined as ILDs that would have been present if optical illumination 
the ratio of the optical collection area to the pixel area), would have been carried out through the ILDs, as well as due 
especially as the pixel size is scaled. Poor angular response 65 to elimination of the distance between the point where the 
results from the increase in the aspect ratio, especially as the light enters the device and where it is converted into photo- 
pixel size is scaled down as well as from increased unwanted electrons. 
US 7,425,460 B2 
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A third advantage of the structure of the present disclosure 
is an efficient implementation of microlens and anti-reflec- 
tion coatings due to the availability of a planar surface for 
optical collection. 
Further, the structure of the present disclosure allows inte- 
gration of appropriate capacitors and other signal condition- 
ing circuits for electronic shuttering, ADC implementation, 
gain-ranging and so on. Still further, compatibility with next 
generation metals (e.g. Cu) and low-k dielectrics is provided, 
since in the structure of the present disclosure, light does not 
travel through the ILDs to reach the optical conversion layer. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 shows a vertical cross-section of the optical collec- 
tion part of a prior art front-illuminated pixel. 
FIG. 2 shows a cross sectionofthe optical collectionpart of 
a backside illuminated pixel for the CMOSiCCD imager in 
accordance with the present disclosure. 
FIG. 3 shows a wavelength as a function of absorption 
depth. 
FIG. 4 shows a prior art backside illuminated structure. 
FIG. 5 shows a backside illuminated structure in accor- 
dance with an embodiment of the present disclosure. 
FIG. 6 shows a flowchart of a prior art technique for fab- 
ricating imaging structures. 
FIG. 7 shows cross sectional views of a prior art technique 
for fabricating imaging structures. 
FIG. 8 shows a flowchart of a technique for fabricating 
imaging structures in accordance with the present disclosure. 
FIGS. 9A-9E show cross sectional views of a technique for 
fabricating imaging structures in accordance with the present 
disclosure. 
FIG. 10 shows a schematic view of a combination of FIGS. 
2 and 9E seen at the wafer level. 
FIG. 11 shows a cross sectional view of a combined SO1 
bulk-CMOS process at the wafer level to fabricate an array of 
imaging devices. 
FIG. 12 shows a circuital diagram of the structure of FIG. 
11. 
DETAILED DESCRIPTION 
In accordance with the present disclosure, a backside illu- 
minated imaging architecture is provided. 
FIG. 2 shows a cross sectionofthe optical collectionpart of 
a backside illuminated pixel for the CMOSiCCD imager in 
accordance with the present disclosure. 
The photodetector 110 comprises a deep implanted n-well 
120 acting as a junction cathode and a low-doped epitaxial 
silicon layer 130 acting as the anode. The photodetector 110 
is mechanically supported by a substrate 140. The substrate 
140 can be a glass or organic substrate. 
Similarly to FIG. 1, FIG. 2 also shows metal layers 150 for 
interconnection of circuits and photo-detectors fabricated on 
the epitaxial silicon layer 130. The metal layers 150 are sepa- 
rated and protected by inter-layer dielectric (ILD) 160. 
FIG. 2 also shows a passivation layer 210 applied on the 
anodic silicon layer 130. The passivation layer 210 allows 
dark current to be brought down to acceptable levels and 
sufficient QE to be obtained. Also shown in FIG. 2 is an 
anti-reflection coating 220 and a microlens 230. Also a color 
filter can be provided. The passivation layer 210 also allows 
preventing damage to the underlying silicon 130 during the 
deposition of the coating 220, color filters andmicrolens 230. 
4 
The person skilled in the art will notice that in the device 
according to the present disclosure the light collection point is 
brought closer to the photodetector. 
Next to the junction cathode 120, an additional p-type 
5 implant 125 can be added to prevent pixel to pixel crosstalk. 
Further, a reflector layer 240 can be embedded in the ILD 160 
to provide better red response by making the longer wave- 
length photons make multiple passes through the anodic sili- 
con 130. The metal reflecting layer 240 (made, for example, 
i o  of A1 or Cu) also prevents long wavelength (red) crosstalk 
between pixels by preventing unwanted reflections. 
In this paragraph, the process for fabricating the metal 
reflecting layer 240 will be briefly discussed. A CMOS pro- 
cess comprises multiple metal stacks. One of the metal layers 
15 will be reserved for implementing the total reflecting layer 
240. The reflecting layer allows to improve red response and 
red cross-talk. The absorption depth of light in silicon 
increases with increasing of the wavelength of light. Absorp- 
tion depth refers to the depth at which 63% of the incident 
The wavelength dependence of absorption is well known, 
and is shownin FIG. 3. It can be seen that the absorption depth 
is only 0.1 pm at 400 pm (blue light), but reaches >5 pm at 700 
pm (red light). 
If the device silicon is only 3-4 pm thick, a substantial 
portion of the red and near infrared light goes through the 
silicon unabsorbed in the back-illuminated imager structure. 
These photons are then scattered back at different depth from 
different interfaces (e.g., ILD-based interface), and are then 
30 captured by the silicon. These spurious and scattered reflec- 
tions vastly diminish image quality by generating a number of 
image artifacts, such as ghosting, halo from diffuse back- 
ground, image blurring, and etaloning. 
The presence of the layer 240 in accordance with the 
35 present disclosure eliminates these unwanted reflections. The 
metal reflector layer is patterned and aligned with the pixel 
structures to provide directedreflection, suppressing spurious 
light coupling. Also, being part of the CMOS process, these 
reflectors reside close to the silicon surface. The layer 240 
40 serves two purposes. First, it reflects back unabsorbed light 
from close to the silicon surface so that it may be quickly 
absorbed in the device silicon increasing the red sensitivity. 
Secondly, by being close to the device silicon layer and pro- 
viding a highly reflective surface, it provides directed reflec- 
45 tion and suppresses scattered and spurious reflection, improv- 
ing picture quality. The presence of a layer 240 works best 
witha microlens on top that focuses the light to a small known 
spot. 
Back-illuminated imagers are known as such. As shown in 
50 FIG. 4, those imagers are implemented with a silicon device 
layer 500 (functionally similar to the silicon layer 130 of FIG. 
2) mounted on a transparent substrate 510, with metal bond- 
ing pads 520 residing on the frontside of the chip. The trans- 
parent substrate 510 provides mechanical support and has, 
55 therefore, a thickness of several hundreds pm. Light passes 
through the transparent substrate 510 before getting absorbed 
in the silicon imager residing underneath it. Since the metal 
pads 520 reside on the side opposite to that where light enters 
the imager, a nonstandard packaging scheme must be used. 
FIG. 5 shows a different approach, in accordance with an 
embodiment of the present invention. The metal pads 525 are 
brought out through the back of the silicon wafer, and 
mechanical support in form of the bonded base 515 lies 
underneath the silicon 505. 
The structure of FIG. 5 provides several advantages. A first 
advantage is that the conventional structure of FIG. 4, light 
has to pass through hundreds of pm of transparent material 
20 light is absorbed and converted into photoelectrons. 
25 
60 
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510 before getting absorbed in the silicon layer 500. This trolledp-layerthickness. Etching of siliconis done either as a 
results in greatly reduced angular response and vastly timed-etch or through the use of a dopant-selective etch stop. 
degraded optical cross-talk. In the structure of FIG. 5, there is Since the ratio of the starting thickness of the p+ substrate to 
no spacer 510 between the entrance point of light and its the final p-layer thickness is very high (about 50-loo), it is 
collection point. Elimination ofthe spacer 510 is important to 5 very difficult to reliably produce the final structure (right side 
improved angular response and prevention of optical cross- of FIG. 7) with uniform and accurately controlled p-layer 
talk. thickness. The latter approach suffers from the availability of 
A second advantage is that the thickness of the spacer appropriate dopant-selective silicon etches. 
material 510 in the conventional structure makes it impos- Secondly, the approach of FIG. 7 can result in anunwanted 
sible to apply and align color filters, anti-reflection coatings, i o  imaging structure. Due to high temperature processing inher- 
andor microlens. By eliminating the spacer 510, the structure ent in silicon micro-fabrication, the interface between the p+ 
of FIG. 4 enables very efficient color filter, anti-reflection substrate 320 and the p-epitaxial layer 310 is not sharply 
coating and microlens integration, both in terms of optical defined as the schematic cross section of the left portion of 
performance and ease of alignment. FIG. 7 may appear to imply. The smearing of dopants at the 
A further advantage is that, in the structure of FIG. 5, the 15 310-320 interface results in unwanted doping of the p-layer 
metal pads 525 reside on the same side of light entrance. 320, causing a loss of imaging performance. In addition, this 
Thus, the structure of FIG. 5 is fully compatible with standard smearing also impairs the ability to generate a p-layer accu- 
packaging schemes and processes, enabling a low-cost and rately controlled thickness since a dopant-selective etch-stop 
reliable solution. would have required an abrupt doping transition from the p+ 
In the following, methods for fabricating the imager of 20 substrate 320 and the p-epitaxial layer 310. 
FIGS. 2 and 5 will be discussed. Further, after thinning, the interface trap density at the 
The main challenges in generating the structures shown in unterminated silicon surface is unacceptably high, while a 
FIGS. 2 and 5 are the following: naturally formed native oxide (about 20 8, thickness) causes 
1. Accurate formation of the epitaxial silicon layer of appro- the surface to become positively charged. Unwanted band- 
priate thickness, for example of the order of 5-15 pm, with 25 bending and the presence of dangling bonds result in a loss of 
surface non-planarity chilo, where h is the shortest wave- QE and unacceptably high dark currents, rendering the struc- 
length to be detected. Wafer level backside thinning ture shown in FIG. 6 incapable of being used for imaging. 
requires thinning a 500-700 pm wafer down to 5-1 5 pm of Surface passivation of the structure shown in FIG. 7 pre- 
end thickness uniformly (with residual local non-unifor- sents its own set of unique problems. Since the thinning and 
mity less than 50 nm) over an entire 200-300 mm wafer. 30 passivation can be being carried out as a post-metallization 
Lack of uniformity results from the absence of appropriate process step, high temperature (>400" C.) processing steps 
etch stop. Most etch stops rely on the difference in silicon should not be allowed, since the front side can already be 
doping to terminate the etching. This is an extremely dif- covered with low melting point metals (e.g. Al). Therefore, in 
ficult proposition since, after the thermal process that is such cases, surface passivation through implantation cannot 
inherent in semiconductor micro-fabrication, the boundary 35 be used, since implant activation requires high temperature 
between a heavily doped region and a lightly doped region anneal. 
is severely smeared out. To overcome this problem, refractory metals and multiple 
2. Formation of structures for minimization of carrier collec- polysilicon layers can be used for interconnection. However, 
tion by diffusion. such techniques are not compatible with a CMOS process 
3. Passivation of the silicon surface exposed to light, i.e. 40 flow that uses metals with low melting points. Other passiva- 
reduction of the dangling bonds and interface trap density tion techniques include W-flooding, flash gates (MBE 
to a level commensurate with imaging. Following thinning, deposited monolayer of metal), boron doping followed by 
the exposed silicon surface has a high density of interface high energy pulsed laser anneal, low pressure oxide deposi- 
traps that result in orders of magnitude increase in dark tion, and delta doping through molecular beam epitaxy 
current and loss of blue quantum efficiency (since the 45 (MBE). 
absorption depth of shorter wavelength light is very small). The above mentioned processes are complex and require 
In order to passivate these traps, non-conventional tech- non-conventional tools, making them incompatible with high 
niques need to be used, since high temperature steps cannot volume silicon microfabrication, and causing severe loss of 
be used for annealing implants due to the presence of reliability and yield. Thus, it is typical for CCD thinning to be 
metals with low melting point in the front side of the wafer. 50 carried out at die level and not at the wafer level, and is one of 
The use of non-conventional passivation techniques also the main reasons why backside illuminated imagers could 
precludes their use at a wafer scale. suffer from poor reproducibility, yield, and reliability issues. 
4. Wafer-level processing instead of die-level processing. The following paragraphs will present a method which 
FIG. 6 shows a series of steps in accordance with a prior art overcomes the above problems and is equally applicable for 
thinning process. As indicated in the figure, thinning occurs 55 CCD or CMOS imager implementation. 
after dicing the wafer into individual dies. FIG. 8 shows a series of steps of a thinning process in 
FIG. 7 shows a die-level technique for fabricating an imag- accordance with an embodiment ofthe present disclosure. As 
ing structure in accordance with the process of FIG. 6. An shown in the third step of FIG. 8, thinning occurs at wafer- 
epitaxial silicon layer 310 is grown on a heavily doped sub- level, and not at die-level as in the prior art. In the approach 
strate 320 using a conventional MOS micro-fabrication pro- 60 according to FIG. 8, the above mentioned problems are 
cess flow, and the heavily doped p+ substrate 320 is later solved in the following ways. 
etched away after all MOS processing including metalliza- Use of a new starting material with a pre-passivated silicon 
tion has been carried out. FIG. 6 also schematically shows a surface. Pre-passivation is carried out by growing SiO, on the 
device layer 330, an ILD layer 340 and a backing material silicon surface. 
350. Use of an accurate etch-stop. The structure comprises a 
The above mentioned approach suffers from two limita- buried oxide layer that acts as an accurate etch-stop for sili- 
tions. First, lack of appropriate etch stops results in uncon- con. For instance, the etching rate of silicon with TMAH 
6 5  
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(tetramethylammonium hydroxide) at 90" C. is four orders of 
magnitude higher than that of SiO,. 
Protection of the backside silicon surface. In the process 
according to the present disclosure, backside etching stops at 
the buried SiO, that sits on top ofthe device silicon (where the 
imager resides). Since the device silicon is never exposed 
during the thinning process, the silicon surface is protected 
from the deleterious effects of etching. Thus, unlike conven- 
tional backside thinning approaches, no interface traps are 
created on the silicon backside as a result ofbackside etching. 
Thus, in the approach according to the present disclosure, 
there is no need for post-thinning passivation of the backside, 
solving one of the major problems of backside illuminated 
imager implementation. 
FIGS. 9A-9E show a wafer-level technique for fabricating 
an imaging structure in accordance with the process of FIG. 8. 
In accordance with the embodiment of FIGS. 9A-9E, 
instead ofusing a conventional bulk CMOS wafer comprising 
a p-epitaxial layer grown on a heavily-dopedp-type substrate, 
a special silicon-on-insulator (SOI) wafer is used. 
FIG. 9A shows the starting wafer which comprises a ther- 
mal oxide layer 410 buried between a low-doped thick silicon 
wafer (could be p or "type) 420 and device silicon (e.g., 5 pn 
thick with 2 ~ 1 0 ~ ~ i c m ~  boron doping) 430. The thick silicon 
wafer 420 can be used as handle wafer for mechanical sup- 
port. 
Although starting with a SO1 wafer, a conventional bulk 
CMOS process flow is used to generate CMOS imagers 
through implantation, oxidation, ILD, metal deposition and 
patterning at wafer level. Any bulk CMOS process can be 
used, for example a bulk CMOS process optimized for imag- 
ing. After CMOS fabrication, the structure shown in FIG. 9B 
is obtained, where a device layer 440 and ILD 450 are also 
shown. 
In order to prepare for backside illumination, the structure 
is bonded to a glass wafer 460 for mechanical support, as 
shown in FIG. 9C. 
In the step shown in FIG. 9D, the silicon handle wafer 420 
is removed, through mechanical grinding, wet etching and/or 
RIE etching (reactive ion etching), for example. The buried 
SiOz layer 410 provides a natural etch stop, generating a 
uniformly planar back surface. 
In addition, the resultant structure is self-passivated, since 
it comprises a thermally grown Si-SiO, interface that will be 
exposed to light during imaging. Termination of silicon by the 
oxide layer renders additional passivation unnecessary, elimi- 
nating the need for additional passivation that could not only 
difficult to achieve but also incompatible with standardVLSI 
processing. Since the passivation is automatic, resulting from 
the use of starting material 410, the process flow described in 
FIGS. 9A-9E is fully CMOS compatible and can be carried 
out at the wafer level. 
Furthermore, since the device silicon is separated from the 
handle wafer through the buried oxide, no unintentional dop- 
ing of the device silicon occurs during CMOS processing. 
Thus, it becomes possible to choose appropriate doping of the 
device silicon layer during the time of starting material selec- 
tion without it being altered by processing steps. This is 
particularly critical, since high charge collection efficiency 
(minimization of the field-free region) requires lower device 
silicon doping that is difficult to achieve in bulk CMOS wafer 
that has undergone a bulk CMOS process. 
FIG. 9E shows a final step in the process, i.e. deposition of 
anti-reflection coating 470 for improved optical coupling 
through a suppression of reflection at the Si-SiO, interfaces. 
Since the resultant structure is fully planar and has only a 
single SiO, layer (as opposed to multilayer dielectrics), it 
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allows complete freedom to create and optimize an antire- 
flection layer that would have been possible if the light trav- 
eled through the multilayer and non-uniform ILD in the front- 
illumination case. 
FIG. 10 shows a schematic view of a combination of FIGS. 
2 and 9E seen at the wafer level. A bonded base 600 (see also 
element 140 in FIG. 2, element 515 in FIG. 5 and element 460 
in FIGS. 9C-9E) is connected to inter-layer dielectric (ILD) 
610 (see also element 160 in FIG. 2 and element 450 in FIGS. 
9B-9E). ILD 610 is connected to a silicon layer 620 (see also 
element 130 in FIG. 2, element 505 in FIG. 5 and element 430 
in FIGS. 9A-9E). Photodiodes 630 and MOS gates 640 are 
disposed between ILD 610 and the silicon layer 620. Also 
shown is a plurality ofmetal reflectors 650 (see also element 
240 in FIG. 2). A passivation layer 660 (see element 210 of 
FIG. 2) is disposed on top of silicon layer 620, and anti- 
reflection coating 670 (see element 220 of FIG. 2) is disposed 
above the passivation layer 660. A plurality of microlenses 
680, together with a color filter 690 is also shown. Metal pads 
700 (see elements 525 of FIG. 5) are disposed at the sides of 
the wafer. Those pads are connected with ILD 610 by means 
of interconnect metal 710. Arrows 720 represent the exten- 
sion of an individual die forming an imaging array to be 
obtained by dicing in accordance with the fourth step of FIG. 
8. Elements located in regions 730 at the sides of the wafer, 
including metal pads 700 and interconnect metal 710, form 
non-imaging support electronics. Therefore, a wafer obtained 
in accordance with the present disclosure will contain two 
side regions 730 and a plurality of imaging array regions to be 
diced into individual dies and packaged. 
FIGS. 11 and 12 show a further embodiment in accordance 
with the present disclosure. In FIG. 11, the imaging chip is 
divided into two sections: a first area 810 containing an imag- 
ing array, and a second area 820 containing CMOS periph- 
eralisignal processing circuits. The imaging array and CMOS 
circuits are built on the device silicon 830 (see also element 
430 in FIGS. SA-8E) residing on the standard SO1 wafer (see 
also FIG. 9A) using a standard bulk CMOS imager compat- 
ible fabrication process. 
Unlike a traditional SO1 silicon thickness of ~ 0 . 5  pm, the 
preferred device silicon thickness of the structures in accor- 
dance with the present disclosure is of about 3 pn to about 10 
pm, in order to provide sufficient optical response. 
Given the silicon thickness, a bulk-CMOS process is pref- 
erably used for fabrication of the devices in accordance with 
the present disclosure, although the wafer is of SOI-type. The 
use of a bulk-CMOS process is advantageous, since all state- 
of-the-art CMOS imager processes are of the bulk-CMOS 
type. Thus, the structure in accordance with the present dis- 
closure enables high quality CMOS imager implementation 
by mixing two diverse elements: the application of a bulk- 
CMOS process on a new SOI-type starting material. 
The doping concentrations of the different silicon layers 
are shown in the following table: 
Layer Thickness type concentration 
Device 3-10 pm P 1 1014.1 1 0 % ~ 3  
P-well 0.5-1 pm P 5 1016-5 1 0 1 7 / ~ ~ 3  
silicon 
N-well 1-2 pm N 5 x 10L6-5 x 10"/cm3 
The doping concentrations shown in the table ore only 
approximate, and will be changed based on specific fabrica- 
tion recipes used. The doping concentration of the device 
silicon 830 is chosen based on the thickness of the device 
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silicon, which is again based on the degree of the required red 
response. As the device silicon thickness is increased, the 
doping concentration will be reduced in order to increase the 
depletion region thickness, and minimize the amount ofunde- 
pleted silicon. Minimization of undepleted silicon is impor- 
tant for both an improvement in quantum efficiency (and 
hence sensitivity) and cross-talk performance. Thus, the start- 
ing material can be optimized for the required red response by 
changing the thickness of the silicon and its doping concen- 
tration. 
Turning to FIG. 11, following a bulk-CMOS process flow, 
the imager array and the support electronics circuits are fab- 
ricated as follows. All MOS devices reside in the n-well840 
and p-well850 that are implanted from the front side. Devices 
are isolated from each other by using isolation oxides (ther- 
mal and/or deposited) in form of LOCOS or STI (shallow 
trench isolation) structures. FIG. 11 shows an STI isolation 
structure with STI elements 860. In the process, the photo- 
diode is also formed, between the n-well and the p-type 
device silicon layer. 
Following the above steps, the gate oxide is grown, fol- 
lowed by MOSFET polysilicon gate 870 deposition and pat- 
terning. The source-drain (SID) implants 880 (N+), 890 (P+) 
are carried out in a self-aligned fashion (aligned to the respec- 
tive polysilicon gates 870) to complete the MOSFET forma- 
tion. The FETs in the pixels are labeled S (Select FET), R 
(Reset FET), and S (Source follower FET). The pixel circuit 
is shown in FIG. 12. 
As shown in FIGS. 11 and 12, the cathode of the photo- 
diode or the n-well 840 is connected to the source 880 of the 
R FET. The SID implants (e.g., 880, 890) and gates 870 are 
connected by metal lines 900 that are separated from each 
other and the silicon by deposited ILD stacks that are typi- 
cally comprised of oxides and nitrides. 
While several illustrative embodiments of the invention 
have been shown and described in the above description, 
numerous variations and alternative embodiments will occur 
to those skilled in the art. Such variations and alternative 
embodiments are contemplated, and can be made without 
departing from the scope of the invention as defined in the 
appended claims. 
What is claimed is: 
1. A combined silicon-on-insulator (SOI) and CMOS pro- 
cess to form an array of photodetectors on a wafer, compris- 
ing: 
providing a SO1 wafer comprising an insulator layer buried 
between a silicon wafer and a device silicon layer; 
forming a device layer and interlayer dielectric to form a 
plurality a photodiodes by processing the device silicon 
layer through a bulk CMOS process flow; 
removing the silicon wafer to expose the insulator layer; 
processing the exposed insulator layer to form a passiva- 
tion layer on the device silicon layer, the passivation 
layer configured to decrease dark current while keeping 
quantum efficiency of the photodetectors; and 
providing microlenses above the passivation layer, each 
microlens placed in correspondence of a photodiode. 
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2. The process of claim 1, wherein the device silicon layer 
has a thickness from about 3 pm to about 10 pm. 
3. The process of claim 1, wherein a doping concentration 
ofthe device silicon layer is inversely proportional to a thick- 
5 ness of a depletion region of the device silicon layer. 
4. The process of claim 1, further comprising: 
forming an anti-reflection coating between the passivation 
5. The process of claim 1, further comprising: 
forming color filters between the passivation layer and the 
6. The process of claim 4, further comprising: 
forming color filters between the anti-reflection coating 
7. The process of claim 1, wherein each photodiode of the 
plurality of photodiodes is connected to a corresponding 
MOS gate located underneath the photodiode. 
8. A combined silicon-on-insulator (SOI) and CMOS pro- 
cess to form an array of photodetectors on a wafer, compris- 
providing a SO1 wafer comprising an insulator layer buried 
between a silicon wafer and a device silicon layer; 
forming a device layer and interlayer dielectric to form a 
plurality a photodiodes by processing the device silicon 
layer through a bulk CMOS process flow; 
layer and the microlenses. 
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and the microlenses. 
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removing the silicon wafer to expose the insulator layer; 
processing the exposed insulator layer to form a passiva- 
tion layer on the device silicon layer, the passivation 
layer configured to decrease dark current while keeping 
quantum efficiency of the photodetectors; and 
providing color filters above the passivation layer, each 
color filter placed in correspondence of a photodiode. 
9. The process of claim 8, further comprising: 
forming an anti-reflection coating between the passivation 
10. The process of claim 8, further comprising: 
forming microlenses above the color filters. 
11. Theprocess ofclaim8, whereineachphotodiodeofthe 
plurality of photodiodes is connected to a corresponding 
12. A combined silicon-on-insulator (SOI) and CMOS pro- 
cess to form an array of photodetectors on a wafer, compris- 
ing: 
providing a SO1 wafer comprising an insulator layer buried 
between a silicon wafer and a device silicon layer; 
forming a device layer and interlayer dielectric to form a 
plurality a photodiodes by processing the device silicon 
layer through a bulk CMOS process flow; 
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removing the silicon wafer to expose the insulator layer; 
processing the exposed insulator layer to form a passiva- 
tion layer on the device silicon layer, the passivation 
layer configured to decrease dark current while keeping 
quantum efficiency of the photodetectors; and 
providing optical imaging elements above the passivation 
layer, each optical imaging element placed in correspon- 
dence of a photodiode. 
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